We gratefully acknowledge support from
the Simons Foundation and member institutions.

Signal Processing

Authors and titles for recent submissions, skipping first 90

[ total of 91 entries: 1-50 | 41-90 | 91-91 ]
[ showing 50 entries per page: fewer | more | all ]

Tue, 7 May 2024 (continued, showing last 1 of 36 entries)

[91]  arXiv:2405.02323 (cross-list from cs.AR) [pdf, ps, other]
Title: CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
Authors: Jonas Ney, Christoph Füllner, Vincent Lauinger, Laurent Schmalen, Sebastian Randel, Norbert Wehn
Comments: The article was submitted to the International Journal of Parallel Programming (IJPP) and is currently under review
Subjects: Hardware Architecture (cs.AR); Machine Learning (cs.LG); Signal Processing (eess.SP)
[ total of 91 entries: 1-50 | 41-90 | 91-91 ]
[ showing 50 entries per page: fewer | more | all ]

Disable MathJax (What is MathJax?)

Links to: arXiv, form interface, find, eess, new, 2405, contact, help  (Access key information)