# Taming Server Memory TCO with Multiple Software-Defined Compressed Tiers

Sandeep Kumar, Aravinda Prasad, and Sreenivas Subramoney Processor Architecture Research Lab, Intel Labs

## **Abstract**

Memory accounts for 33–50% of the total cost of ownership (TCO) in modern data centers. We propose TierScape to tame memory TCO through the novel creation and judicious management of multiple software-defined compressed memory tiers.

As opposed to the state-of-the-art solutions that employ a 2-Tier solution, a single compressed tier along with DRAM, we define multiple compressed tiers implemented through a combination of different compression algorithms, memory allocators for compressed objects, and backing media to store compressed objects. These compressed memory tiers represent distinct points in the access latency, data compressibility, and unit memory usage cost spectrum, allowing rich and flexible trade-offs between memory TCO savings and application performance impact. A key advantage with TierScape is that it enables aggressive memory TCO saving opportunities by placing warm data in low latency compressed tiers with a reasonable performance impact while simultaneously placing cold data in the best memory TCO saving tiers. We believe TierScape represents an important server system configuration and optimization capability to achieve the best SLA-aware performance per dollar for applications hosted in production data center environments.

TierScape presents a comprehensive and rigorous analytical cost model for performance and TCO trade-off based on continuous monitoring of the application's data access profile. Guided by this model, TierScape takes informed actions to dynamically manage the placement and migration of application data across multiple software-defined compressed tiers. On real-world benchmarks, TierScape increases memory TCO savings by 22%–40% percentage points while maintaining performance parity or improves performance by 2%–10% percentage points while maintaining memory TCO parity compared to state-of-the-art 2-Tier solutions.




Figure 1: Memcached on a 2-Tier system (DRAM + a single compressed tier): conservatively placing 20% cold data in the compressed tier limits the memory TCO savings to 11% with a 9.5% slowdown. Placing around 50% of data (including cold and some warm data) in the compressed tier results in 16% memory TCO savings and 13.5% slowdown. An aggressive approach that places around 80% of data (including cold and most of the warm data) in the compressed tier results in 32% memory TCO savings and 20% slowdown.

## 1 Introduction

Memory accounts for 33–50% of the total cost of ownership (TCO) in modern data centers [2, 50]. This cost is expected to escalate further in order to serve the growing data demands of modern AI/ML applications whose working set already breaks the terabyte barrier [23, 45, 48], thus making it imperative to tame the data center's memory TCO.

The current state-of-the-art software-based solutions compress and place data in a compressed second-tier memory such as zswap in Linux to reduce memory TCO [36] (we refer to them as 2-Tier systems). Placing data in a compressed memory tier reduces the memory footprint of applications. As a result, systems can be provisioned with less memory, thus reducing the memory TCO in a data center. However, memory TCO savings with compressed tiers is *not free* as the data stored in such a tier must be decompressed before an application can access it, resulting in a performance penalty. Hence,

to trade-off memory TCO savings and performance penalties, data center providers only place infrequently accessed or cold data in the compressed tier [36].

We highlight the following critical observations and key limitations of the state-of-the-art 2-Tier systems. ① On an average, 20–30% of the data are cold in production systems [26, 36, 39, 40, 50] and hence placing only cold data in second-tier compressed memory has limited memory TCO saving potential. ② Aggressively placing more data pages in a compressed second tier can increase memory TCO savings but results in a significantly higher and unacceptable performance penalty [26] (see Figure 1). ③ Given the high cost of accessing data from a compressed tier, existing 2-Tier solutions do not compress warm pages, which accounts for 50–60% [40, 50] of the data pages, thus leaving significant memory TCO reduction opportunities on the table.

In this paper, we seek to exploit memory TCO-saving opportunities beyond the cold data pages with an acceptable performance penalty. We propose TierScape, a novel solution with multiple software-defined compressed memory tiers (which we refer to as N-Tier systems) that dynamically manages placement and migration of data across compressed tiers to strike the best balance between memory TCO savings and application performance. The compressed tiers can be a combination of different compression algorithms (e.g., lzo-rle, deflate, 1z4), memory allocators for compressed objects (e.g., zsmalloc, zbud, z3fold), and backing media to store compressed objects (e.g., DRAM, non-volatile main memory [3], CXL-attached memory [25, 27, 41]). TierScape's compressed tiers are distinct in access latency, unit memory usage cost, and capacity savings (compression ratio), enabling a holistic and flexible option space for hot/warm/cold data placement to balance memory TCO savings and application performance. TierScape thus compares very favorably to the rigid and restricted data placement and optimization space available in today's state-of-the-art 2-Tier systems.

TierScape, through its multiple compressed tiers, enables aggressive memory TCO saving opportunities by placing warm data pages in low-latency compressed tiers with reasonable performance impact while simultaneously placing cold data in the best memory TCO saving tiers. TierScape applies different placement and migration policies for warm/cold data based on the application's dynamic data access profile. For example, in our conservative model, which we refer to as the *waterfall model* (§5.1), warm pages are initially placed in a low latency tier and eventually moved or aged to tiers with better TCO savings, thus progressively achieving better memory TCO savings.

TierScape introduces an advanced analytical model (§5.2) that periodically recommends *scattering* pages across multiple compressed tiers based on the access profile of the pages. The recommendations to move specific groups of pages to specific tiers are based on the usage patterns of the application's different memory regions, the relative costs of page access in

different tiers, and the real-time memory TCO cost per tier incurred by the application. TierScape's multi-objective global optimization across application performance and memory TCO enables superior placement and control of hot/warm/cold page sets and calibrated maximization of performance-per-dollar metrics critical for data center operators.

The key contributions of the paper are as follows:

- To the best of our knowledge, we are the first to propose and demonstrate memory TCO savings for warm data with an acceptable performance impact.
- Highlight the limitations with the state-of-the-art 2-Tier systems in saving memory TCO. Specifically, the limited TCO savings with cold data and its incapability to tap TCO saving opportunities for warm data with a reasonable performance penalty.
- Demonstrate the benefits of defining multiple compressed memory tiers in the software that offer a rich and flexible trade-off between memory TCO savings and application performance impact.
- Judiciously manage page placement across tiers with waterfall and analytical models.

# 2 Background

# 2.1 Memory compression

Linux kernel's zswap [14, 33, 36] supports memory compression where pages are compressed and placed in a compressed pool. Whenever a compressed page is accessed, zswap decompresses the data from the compressed pool and places it in the main memory [15]. The Linux implementation of zswap has two key components: (i) the compression algorithm and (ii) the pool manager.

Compression algorithms. The Linux kernel supports different compression algorithms such as deflate, lz4, lzo, and lzo-rle that differ in algorithmic complexity and the ratio of data compression achieved. However, zswap is flexible enough to add new compression algorithms as required. The deflate compression algorithm offers the best compression ratio but consumes comparatively higher CPU cycles to compress and decompress the data [5, 6, 31]. On the other hand, lz4 is a fast compression algorithm but has relatively low data compressibility [6]. Izo (and its evolved variant lzo-rle) offers a balance between compression ratio and decompression overheads [5, 7, 13]. In addition, many compression algorithms such as lz4 have a "level of effort" parameter that can trade compression speed and compression ratio.

**Pool managers:** A pool manager manages how compressed pages are stored in zswap. A pool is created in physical memory to store compressed data pages by allocating pages using the buddy allocator [1]. The pool dynamically expands

to store more compressed objects by allocating more pages or contracts as required. To manage compressed objects inside the pool a custom memory allocator is used. Linux supports three pool memory allocators: zsmalloc, zbud, and z3fold [12, 14, 24].

zsmalloc employs a complex memory management technique that densely packs compressed objects in the pool and thus has the best space efficiency. However, it has relatively high memory management overheads [24]. zbud is a simple and fast pool management technique that stores a maximum of two compressed objects in a 4 KB region. Due to this, the total space saved with zbud cannot be more than 50% [14]. But, because of its simple object management, zbud has a relatively low memory management overhead. z3fold is similar to zbud, but instead of two compressed objects, it can store three compressed objects in a 4 KB region [12].

Linux allows users to pick a compression algorithm and a pool manager to manage zswap. However, Linux supports only one active zswap pool at a given time [14]. If a different compression algorithm or a pool manager is dynamically configured, the kernel creates a new pool and uses it to place compressed pages. The old pool is kept around till all data present in it is either faulted back to memory or invalidated [14].

## 3 Motivation

Missed opportunities for warm pages. Data center operators report that around 10–20% of the data are hot and 20—30% of data are cold [26, 36, 39, 40, 50]. This implies that around 50–70% of the data pages are neither hot nor cold but can be considered as *warm* pages. These warm pages can be (i) pages with relatively fewer accesses than hot pages or (ii) pages that are transitioning from hot to cold as hot data does not become cold instantaneously but rather follows a gradual process where it ages itself to cold. However, a cold or warm page can instantaneously become hot, depending on the access pattern of the application. Existing 2-Tier solutions do not consider exploiting warm pages for compression, thus missing significant memory TCO-saving opportunities.

**Drawbacks with aggressive data placement.** A naive approach to aggressively place more data in the compressed second-tier memory to increase memory TCO savings results in a significantly higher and unacceptable performance penalty (Figure 1). However, replacing a highly compressible tier with a low compression, low access latency tier (due to low decompression latency) can enable aggressive data placement in the compressed tier. However, it severely impacts the memory TCO savings due to low compression ratio.

Employing page prefetching [36] that prefetches or decompresses pages from compressed memory can mitigate high-performance penalty to the extent of prefetching accuracy. However, pages that the prefetcher fails to identify for prefetching still incur high access latency when accessed, and




Figure 2: Data placement options in 2-Tier and N-Tier systems

incorrectly prefetched pages results in decreased memory TCO savings. Nevertheless, prefetching can be additionally employed in an N-Tier memory context and we note it as a future work of interest for the systems community.

Limited placement choices. To reiterate the central observation here: the key limitation with 2-Tier systems is the binary decision options they face for data placement – either in DRAM or in the compressed second tier (Figure 2). This severely limits the flexibility and choices for page placement towards a better balance between application performance and memory TCO.

**Summary.** To conclude, the current 2-Tier approaches fail to exploit the temperature gradient that naturally manifests across a large population of the application's pages over time to simultaneously achieve better TCO and performance.

# 4 Concept

The core concept behind our proposal is to define multiple compressed tiers in the software. Each compressed tier is defined through a combination of (i) compression algorithms, (ii) memory allocator for the compressed pool, and (iii) different backing media – each providing a different access latency and memory cost per byte, as we discuss below.

Compression algorithms. Compression algorithms with low compression ratio and, consequently, a low decompression latency are suitable for low latency tiers, but they provide only marginal memory TCO savings. Whereas other compression algorithms, such as deflate with high compression ratio and, consequently, high decompression latency, are suitable for high memory TCO savings tiers but with significantly high memory access latency.

**Pool allocators.** As zsmalloc densely packs compressed objects in the pool, it is suitable for high memory TCO saving tiers, but it has high memory management overheads, thus impacting the decompression latency. zbud, with its simple and fast pool management, is suitable for low latency tiers but is less space efficient, resulting in tiers with low memory TCO savings.

**Physical media.** The access latency of the storage medium where the compressed pages are stored is crucial for the per-

Table 1: Different options available in Linux for setting up a compressed tier

Compression algorithm	Allocators	Backing media
Deflate, LZO, LZO-RLE,	zsmalloc,	DRAM, CXL-attached
LZ4, Zstd, 842, LZ4HC	zbud, z3fold	memory, NVMM

formance of the tier. Storing compressed pages on DRAM offers the lowest possible media access latency [52] and hence suits low latency tiers. But doing so also reduces the overall memory TCO savings potential. Using cheaper and denser memory, such as NVMMs or CXL-attached memory, to store compressed pages increases memory TCO savings but adds to decompression latency, rendering them attractive for use as high memory TCO saving tiers.


The key idea for enabling aggressive memory TCO savings is to use tiers with low latency for warm pages that can save memory TCO at moderate performance overheads. Meanwhile, tiers with high compression ratios and high access latency are used for cold pages.

# 4.1 Characterization of compressed tiers

We start by comparing the access latencies and memory TCO benefits of compressed tiers with different configurations in Linux. The Linux kernel offers only two configuration parameters for a zswap compressed tier (compression algorithm and pool manager) but does not offer any control over where the pool is allocated, i.e., the kernel cannot be instructed to allocate the pool on DRAM or NVMM. We modify zswap to add a configuration parameter – *backing media*, that specifies from which hardware media the pages for a particular compressed pool are to be allocated. *This allows us to construct tiers specifying backing media*.

The latency of decompressing a page from zswap is primarily dominated by the compression algorithm, pool manager, and backing media. With the available choices in Linux (as shown in Table 1), we can create a total of 63 different zswap compressed tiers  $(C_1^7 * C_1^3 * C_1^3)$ . In addition, the compressibility ratio and decompression latency of a given tier also depend on the compressibility of the input data.

In order to allow for multiple operating points in the space of access latency and memory TCO savings, we define 12 tiers configured based on widely used compression algorithms and pool managers. We initialize 10 GB of data in memory, compress and place them in a compressed memory tier and then access them. We repeat this experiment for all 12 tiers. To characterize with different input data, we use two data sets from the Silesia corpus [11], *nci* and *dickens*, with the former being more compressible [22]. We measure the access latency and compression ratio.






Figure 3: Characterization results for 12 different software-defined compressed tiers for *dicken* and *nci* data sets. Encoding: **ZS**, **ZB** refers to zsmalloc and zbud pool managers, respectively. **L4**, **LO**, **DE** refers to lz4, lzo, and deflate compression algorithms, respectively. **DR**, **OP**: refers to DRAM and Optane [3] as the backing storage media, respectively.

## 4.1.1 Access latency

Figure 3a shows the access latency for both *nci* and *dickens* data sets. Access latency with the lz4 algorithm is the fastest, followed by lzo, and lastly, deflate. As expected, the performance of zbud pool manager is also better than zsmalloc. This is because zbud employs a simple algorithm that enables faster page lookup. Finally, the access latency of DRAM-backed tiers is better than those backed by the Optane [3] due to the higher media access latency in the latter [20].

## 4.1.2 Memory TCO savings

Figure 3b shows the normalized memory TCO savings of compressed tiers relative to uncompressed data in DRAM. Total TCO savings depend on data compressibility, compression algorithm, and backing media. The cost per gigabyte for storing data on Optane is typically  $1/3 \sim 1/2$  of the cost of storing data on DRAM [43]. Hence, the memory TCO for Optane-backed tiers is lower than that of DRAM-backed tiers.

Furthermore, for tiers using the same compression algorithm and backing media the TCO savings depend on the memory allocator for the compressed pool manager. For ex-

ample, a tier using zsmalloc as its pool manager has a lower memory TCO than a tier using zbud. This is because zsmalloc can pack compressed objects more tightly. Finally, the deflate compression algorithm offers the best compression ratio.

# 4.2 Tiers selection methodology

In order to illustrate the flexibility and robustness of the Tier-Scape proposal, we select five compressed tiers (C1, C2, C4, C7, and C12) that we define in the software.

We pick C1 and C12 as they offer the best performance configuration and best memory TCO savings configuration, respectively. Other tiers with deflate compression algorithms offer a similar performance latency without additional TCO benefits, and hence we do not select any other deflate-based tiers. We select C2 as it offers the lowest latency for an Optane-backed compressed tier. C1 and C2 use zbud and lz4 as their pool manager and compression algorithm – restricting the compression ratio to 2. Hence, we select C4, which uses a fast compression method (lz4), tightly packs compressed objects (due to zsmalloc), and is stored on low-cost Optane. Finally, we select C7, which fills the gap between access latency and memory TCO savings. We use this set of tiers for our experiments to demonstrate rich and flexible placement opportunities.

# 5 Data placement in TierScape

In this section, we present two distinct data placement models that fully exploit the benefits of N-Tier systems. Note that we develop these models to show rich and flexible data placement options to tame memory TCO. However, we believe that having multiple software-defined compressed tiers opens up a plethora of exploration opportunities for innovative data placement policies.

For ease of our discussion, we assume the system is configured with DRAM + N compressed tiers. Furthermore, the tiers are ordered from low latency to high latency (and, consequently, low TCO savings to high TCO savings), i.e., Tier 1 offers the best performance but with the least memory TCO savings. In contrast, Tier N offers the best memory TCO savings with high performance impact.

#### 5.1 Waterfall model

A 2-Tier memory TCO saving solution uses a hotness threshold ( $H_{th}$ ) to decide which pages should be pushed from DRAM to the compressed tier. As seen before, an aggressive threshold (a high value for  $H_{th}$ ) pushes more pages to the compressed tier saving additional memory TCO but at the cost of high performance penalty due to multiple high latency page faults from the compressed tier. The waterfall model extends this approach naturally to leverage multiple software-




Figure 4: Page placement with the N-Tier waterfall model

defined tiers available to achieve better memory TCO savings while limiting the performance penalty.

The model starts by monitoring the pages accessed by an application for a fixed duration – henceforth referred to as a *profile window*. As shown in Figure 4, at the end of each profile window, all the pages that have a *hotness value* (access count) less than the threshold ( $H_{th}$ ) are moved from DRAM to low-latency tier T1. This reduces the total memory TCO upfront as some data pages have been placed in a compressed tier (albeit the tier has a low compression ratio). The advantage is that these compressed pages can be decompressed and placed in DRAM when accessed without high performance penalty as T1, by design, is a low latency compressed tier.

During the next profile window, some pages will be faulted back to DRAM from T1 as per the application's access pattern. Once the profile window ends, all the pages that are still in T1 are, in fact, getting colder as they were not accessed in the last profile window. The model moves (or waterfalls) all the data from T1 to T2. This further increases the memory TCO savings as T2 is better than T1 in memory TCO savings.

At the end of each profile window, the model waterfalls all the data in all the tiers to one tier below it (to a higher TCO saving tier), except for the last tier. However, pages that are accessed by the application are decompressed and placed in DRAM, irrespective of its tier and these pages have to start the journey again from T1.

#### Benefits:

**Upfront memory TCO savings.** The memory TCO savings start upfront, as all the cold and warm data can be immediately placed in low latency compressed tiers without significant performance impact.

**Tolerate profiling inaccuracies.** Existing profiling techniques such as PMU's [32] do not provide a 100% accurate memory access profile [46] which can result in incorrectly identifying a hot or a warm page as a cold page. The penalty for placing a hot page incorrectly classified as a cold page in a 2-Tier solution can be significant [26]. As the waterfall model initially places all pages, including incorrectly classified hot or warm pages, in low latency compressed tiers, it incurs a minimal performance penalty when they are accessed.

**Gradual convergence to maximum TCO savings.** Waterfall model gradually moves cold pages to better memory TCO saving tiers with each profile window. Hence, it eventually




Figure 5: Page placement with the N-Tier analytical model.

converges to a stable phase where all the cold data pages are placed in the best memory TCO saving tier, thus maximizing the TCO savings.

## Limitations:

**Cold page convergence.** Cold pages (i.e., pages with 0 access count) requires *N* profile windows (in an *N*-Tier setup) to converge to the last or best TCO saving tier. It misses the opportunity to aggressively place cold pages directly in best memory TCO saving tiers.

Limited flexibility to fine-tune page placement. Waterfall model does not offer flexibility to fine-tune page placement. A hotness threshold parameter fully controls page placement. For example, users cannot specify placement criteria or requirements to trade off memory TCO savings and performance penalties.

# 5.2 TierScape's analytical model

We propose an analytical data placement model to address the limitations of the waterfall model. Analytical model can directly distribute data (Figure 5) to different memory tiers based on the hotness profile of the data. In addition, the model provides fine control to the users to balance the trade-off between memory TCO savings and performance penalty by exposing a user-guided tunable "knob".

As shown in Figure 6, the range of the knob is [0, 1]. A value of 1 indicates the model is tuned for maximum performance, which results in zero memory TCO savings as all data pages are placed in DRAM. On the other hand, a value towards 0 indicates that the model is tuned to maximize TCO savings while striving to minimize performance penalty.

#### 5.2.1 Data placement modeling

The analytical model is initiated with a knob value – say  $\alpha \in [0,1]$ . The theoretical memory TCO savings achievable is the difference between TCO<sub>max</sub> – when all the data is in DRAM and TCO<sub>min</sub> – when all the data is in the last tier. The maximum TCO savings (or MTS) can be defined as follows:

$$MTS = TCO_{max} - TCO_{min}$$
 (1)

The analytical model can be tuned to achieve TCO savings within [0, MTS] by configuring  $\alpha$ .




Figure 6: The memory TCO is minimal when all the data is placed in a highly compressible tier, while it is maximum when all the data is in DRAM. The difference between the two is the TCO saving opportunity that is tuned with a knob in the analytical model.

At the end of each profile window, the model uses  $\alpha$  and the profiled data to solve the following:

minimize 
$$perf\_ovh_{NT}$$
  
subject to  $TCO \le (TCO_{min} + \alpha * MTS)$  (2)

In order to solve Equation 2, we start by formally defining performance overhead  $(perf\_ovhd)$  and the memory TCO.

## **5.2.2** Modeling performance overheads

In terms of memory accesses, an application executes optimally when all its load operations are directly from DRAM (instead of a compressed tier). Let us refer to this performance as  $perf_{opt}$ .

Consider a scenario when a few of the application's pages are placed in a single compressed tier  $T_i$ . If an application attempts to read those pages, it will result in  $\mathtt{Fault}_{T_i}$  faults, with each fault incurring  $\mathtt{Lat}_{T_i}$  latency overheads to decompress the data. Once the pages are decompressed, the accesses are served from DRAM. Hence the performance with a compressed memory tier includes the cost of accessing memory regions from DRAM:

$$perf'' = perf_{opt} + Fault_{Ti} * Lat_{Ti}$$
 (3)

$$perf\_ovh = perf'' - perf_{opt}$$
 (4)

$$= Fault_{T_i} * Lat_{T_i}$$
 (5)

Here,  $perf\_ovh$  is the performance overhead due to accessing pages in a compressed memory tier  $T_i$  and is equal to the total time spent serving the faults from Tier  $T_i$ .

Generalizing this when N compressed tiers are used, the performance overhead ( $perf\_ovh_{NT}$ ) can be defined as:

$$perf\_ovh_{NT} = \sum_{y=1}^{N} (Fault_{Ty} * Lat_{Ty})$$
 (6)

Here, Fault $T_y$  is the number of faults the application incurs from a compressed tier  $T_y$ . However, the model does not have this information while making the placement decision at the end of the current profile window, as it cannot estimate the number of future faults for the application.

In order to estimate the number of faults, the model exploits the fact that for an application with stable access patterns, the total number of faults to a data region (r) in the next profiling window, if placed in a compressed tier, will be proportional to the hotness of the data region  $(Hot_r)$  in the previous profiling window. Hence,  $Fault_{Ty}$  is proportional to the sum of the hotness of all the data regions stored in that tier  $T_y$ :

Fault<sub>Ty</sub> 
$$\propto \sum_{r=1}^{R} \text{Hot}_r$$
 (7)

Hence, we use the following equation, which is in terms of page hotness from the previous profile window, to estimate the performance overhead:

$$perf_{ovh} = \sum_{y=1}^{N} \left( \left( k_y \sum_{r=1}^{R} \text{Hot}_r \right) * \text{Lat}_{Ty} \right)$$
 (8)

Here,  $k_y$  is a constant factor. For the rest of the paper, we use  $k_y$  as 1.

## 5.2.3 Modeling memory TCO

The memory cost of placing data on a particular tier depends on the backing media and compressibility of data. The memory TCO is highest when all the data (measured as 4 KB pages,  $P_{tot}$ ) of an application is in DRAM and is defined as:

$$TCO_{max} = P_{tot} * USD_{DRAM}$$
 (9)

Where  $USD_{DRAM}$  is the cost of storing a single 4K page in DRAM. Similarly, the memory TCO is lowest when all the data is placed in the best memory TCO savings tier (N):

$$TCO_{min} = P_{tot} * (1/C_{T_N}) * USD_{T_N}$$
 (10)

Where  $USD_{T_N}$  is the cost of the media backing the compressed tier  $T_N$ .  $C_{T_N}$  is the compressibility ratio of tier  $T_N$  defined as:

$$C_{T_N} = \frac{\text{Original size of data on } T_N}{\text{Compressed size of data on } T_N}$$
 (11)

As discussed before, the compressibility of a tier depends on the compression algorithm, pool manager, and the data.

In an N-Tier system, the memory TCO can be defined as the sum of the cost to store data in DRAM and the cost to store data in compressed tiers. It can be defined as:

$$\boxed{ \text{TCO}_{NT} = P_{DRAM} * \text{USD}_{DRAM} + \sum_{y=1}^{N} (P_{Ty} * (1/C_{Ty}) * \text{USD}_{Ty}) }$$

$$(12)$$

Here,  $P_{Ty}$  is the number of pages placed in Tier  $T_y$ . We use Equation 8 and Equation 12 to solve Equation 2 as an *integer linear program* (or ILP). The number of pages in DRAM  $P_{DRAM}$  and pages in each compressed tiers  $P_{T_y}$  are the optimization variables. The model outputs the final placement of pages that satisfy the constraints. We then place data on different compressed tiers as per the model's recommendation.




Figure 7: A high-level working of TierScape

#### 5.2.4 Discussion

The model quickly converges to optimal data placement based on the profiled hotness of the data. Cold data are directly placed in the most optimal tier as per the constraints instead of "waterfalling" on multiple tiers. In addition, the user-guided tunable knob ( $\alpha$ ) enables fine-tuning memory TCO and performance penalty trade-off.

# 6 Implementation

# 6.1 Linux kernel changes

**Tier's backing media:** As discussed in Section 4.1, the Linux kernel configures a compressed memory tier using two parameters: the compression algorithm and the pool manager [33]. We augment the zswap subsystem to add a third parameter to specify a *backing media* which can be NVMM or CXL-attached memory. We enhance the kernel to allocate physical memory only from these backing media when the pool is created or when the pool dynamically expands to store more compressed objects.

Multiple active compressed tiers: Linux kernel only supports a single active zswap tier. Upon creation of a new compressed tier, all new data compression requests are directed to the newly created tier. The kernel deletes the old tiers if they are empty. We modify the zswap subsystem to support multiple active compressed zswap tiers and also allow multiple compressed tiers to co-exist.

API changes: Once we setup multiple active compressed tiers, the challenge is to instruct the kernel to send a specific set of pages to a target tier based on the model recommendation. For example, the model can recommend placing a few pages in Tier T2 and a few others in T4. To ensure the placement of pages in the recommended target tier, we augment the struct page structure with a *tier\_id* field which is updated by a modified madvise() function. During page compression, the zswap module reads this field and places the compressed page in the intended tier.

The decompression operation remains unchanged. During a page fault, the handle in the page table entry is used for the RB-Tree lookup to find the associated swap entry. The swap entry contains the tier information, including the pool details and other relevant information to handle the fault [33].

Page migration between tiers: We enhance the kernel to allow the migration of pages between two compressed tiers. Currently, we follow a naive approach while migrating pages between compressed tiers by first decompressing the page from the source tier and then compressing again and placing it in the destination tier. This can be further optimized by skipping the decompression step if the source and destination tiers use the same compression algorithm.

**Tiers statistics:** We added support in the zswap subsystem to collect per-tier statistics such as the number of pages in the tier, size of the compressed tier, and total faults.

## 6.2 TS-Daemon

As shown in Figure 7, we implement our TierScape logic as a daemon (TS-Daemon). TS-Daemon uses the hardware counters to profile the memory access pattern of an application for a fixed time window (profile window). Specifically, it uses Intel PEBS [32] to monitor MEM\_INST\_RETIRED.ALL\_LOADS and MEM\_INST\_RETIRED.ALL\_STORES. These events report the virtual address of the page on which the event was generated [10]. TS-Daemon applies the Waterfall or analytic data placement model on the collected hotness profile to decide the destination tiers for the memory regions. Based on the model's outcome, TS-Daemon uses the kernel APIs described above to manage memory placement.

**Regions.** In order for efficient management of the address space of an application, TS-Daemon operates at a granularity of 2 MB regions instead of 4 KB pages as commonly followed in other memory tiering solutions [46]. The hotness of 2 MB region is an accumulated value of the hotness of each 4 KB page in it. TS-Daemon performs data migration to and from compressed tiers at the granularity of 2 MB regions.

## 6.3 Data placement models

**Waterfall model:** We implement the waterfall model in the TS-Daemon. The input to the model is a hotness threshold value  $-H_{th}$ . The value controls the pages that are to be evicted from DRAM to Tier 1. TS-Daemon maintains the tier data for all the regions and uses it to waterfall (demote to the next tier) the regions at the end of a profile window. A region restarts its journey from DRAM when it has (or a major portion of it) been faulted back to DRAM.

**Analytical Model** We implement the analytical model in C++ using the OR-Tools from Google [44]. The input to the model is the hotness profile of the application, tier stats (e.g., compressibility ratio, cost of the media backing the compressed tier, and access latency), list of regions, and a value for the knob  $(\alpha)$ . The model outputs a recommendation with a destination tier for each region. We evaluate the model

Table 2: The set of compressed tiers used to evaluate Tier-Scape.

ID	Name	Pool manager	Compressor	Media
T1	ZB-L4-DR	zbud	lz4	DRAM
T2	ZB-L4-OP	zbud	lz4	Optane
T3	ZS-L4-OP	zsmalloc	lz4	Optane
T4	ZS-LO-DR	zsmalloc	lzo	DRAM
T5	ZS-DE-OP	zsmalloc	deflate	Optane

on a separate client system connected via a local network that uses socket communication to send and receive data.

#### 7 Evaluation

## 7.1 Configurations

**Tiers.** For evaluating TierScape, we use DRAM + 5 compressed tiers identified in Section 4.2 – a total of 6 tiers. Table 2 shows the configuration of the 5 compressed tiers. For evaluating the 2-Tier system, we use DRAM + one compressed tier, where the configuration for the compressed tier is the one employed by Google in their production data centers – zsmalloc as the pool manager, lzo as the compression algorithm, and DRAM as the backing storage [36].

**TS-Daemon.** We use 120 seconds as our profile window duration (as used in the state-of-the-art 2-Tier technique [36]). We observe that a time window of 120 seconds is sufficient to stabilize the hotness profile of the pages based on events generated by the hardware counters. In addition, this time window provides ample opportunity for TS-Daemon to implement the model's page placement recommendations with minimal interruptions to the applications. Each run has a warm-up window of 100 seconds.

Hotness profile. The hotness of a region is based on the number of PEBS [32] samples observed during a profile interval. For the evaluation of 2-Tier system and Waterfall model, we experiment with three different hotness threshold values (regions with access counts less than the threshold value are eligible for placement in a compressed tier). The threshold values are selected to cover around 15-20% (conservative), 40-50% (moderate), and 70-80% (aggressive) of the application's data pages. For example, Memcached uses a threshold value of 50, 100, and 250, respectively. Hotness statistics are gathered for pages in DRAM; hotness is not relevant for pages in compressed pools since they need to be first decompressed before accessing. For the analytical model, the average hotness value of the region for the past 4 profiling windows is directly fed into the model.

**Model configuration.** We use the following 2-Tier and Tier-Scape configurations for our evaluation.

• **2T** (2-Tier system): We experiment with 3 different configurations: conservative (2T-*C*), moderate (2T-*M*) and

Table 3: Descri	ption of the	workloads a	and configurations.

Workloads	Description	Input
Memcached [16]	A commercial in-memory object	44 GB, Value
	caching system.	size: 4 KB
Redis [17]	A commercial in-memory key-	41 GB, Value
	value store.	size: 4 KB
BFS [47]	Traverse graphs generated by web	Nodes: 100 M
	crawlers. Use breadth-first search.	Size: 18 GB
PageRank [47]	Assign ranks to pages based on pop-	Nodes: 100 M
	ularity (used by search engines).	Size: 18 GB
XSBench [49]	A key computational kernel of the	Setting: XL
	Monte Carlo neutron transport al-	Size: 119 GB
	gorithm	

aggressive (2T-A) based on the hotness threshold value.

- **6T-WF** (6-tier waterfall model): We evaluate with the same hotness threshold values used above for 2-Tier setup (6T-WF-C, 6T-WF-M, and 6T-WF-A).
- **6T-AM-**α (6-tier analytical model): We evaluate with 3 different values of α: 0.9, 0.5, and 0.1.

# 7.2 Experiment setup

We use a tiered memory system with Intel Xeon Gold 6252N with 2 sockets, 24 cores per socket, and 2-way HT for a total of 96 cores. It has a DRAM-based near-memory tier with 384 GB capacity and a far-memory tier with Intel's Optane DC PMM [3] configured in flat mode (i.e., as volatile main memory) with 1.6 TB capacity. We run Fedora 30 and use a modified Linux kernel, 5.17.

Table 3 shows the real-world benchmarks and their configuration used to evaluate TierScape. We initialize Memcached and Redis databases with ≈42 GB of key-value pairs and then generate the load in a Gaussian distribution to better mimic real-life use cases [9]. We use the widely used memtier workload generator for load generation [8, 17]. We use PageRank and BFS from the Ligra suite of graph benchmarks [47]. Input graphs for both graph workloads are generated using the standard rMat graph generator [4]. We also use XSBench which is a key computation kernel of the Monte Carlo neutron transort algorithm [49]. We use the "XL" setting of the workload, which generates a memory footprint of 119 GB.

We execute the benchmarks and place the data as recommended by our data placement models. For Memcached and Redis, we use the throughput and latency numbers reported by memtier. For PageRank and BFS, we report the geometric mean of the time taken to execute multiple rounds. For XSBench, we use the time reported by the benchmark.

To calculate the memory TCO we use Equation 12. We capture the resident set size (RSS) to compute the cost of storing pages in DRAM and capture the size of compressed memory in all the tiers to compute the cost of storing data in the respective compressed tiers. We set the per-GB cost of Optane as 1/3 of DRAM [43].

## 7.3 Results

Figure 8 compares relative performance and memory TCO savings for 2-Tier and TierScape systems on different workloads. Note that values on the x-axis are on a decreasing scale.

## 7.3.1 TCO savings

It can be observed from Figure 8 that TierScape waterfall and analytical models outperform 2-Tier solutions by saving more memory TCO with similar or better performance. For example, the maximum memory TCO savings a 2-Tier solution can offer for Redis is 34.84% with the 2T-A configuration. But it suffers a 18.33% performance slowdown. TierScape's waterfall model using the same hotness threshold (6T-WF-A) achieves a TCO saving of 56.11% (21.27 percentage points better than 2T-A) while incurring a performance loss of 19.48% (only 1.15 additional percentage points than the 2T-A). The analytical model configuration 6T-AM-0.1 achieves a TCO savings of 64.10% (29.26 more percentage points than 2T-A) while incurring a performance loss of only 14.37% (3.96 fewer percentage points than 2T-A).

#### 7.3.2 Performance overheads

Similarly, it can be observed from Figure 8 that TierScape waterfall model and analytical model outperform 2-Tier solutions by performing with similar or better memory TCO savings. For example, PageRank, in a 2-Tier system, 2T-C offers the least performance slowdown of 21.82% while saving 24.86% memory TCO. TierScape waterfall model using the same hotness threshold (6T-WF-C) offers a better trade-off than 2T-C with 13.09% performance slowdown and 40.78% memory TCO savings. 6T-AM-0.9 incurs performance slowdown of only 14.91% and offers a TCO savings of 21.26%

Also, it can be observed in BFS that 6T-AM-.1 and 2T-M result in around 63% memory TCO savings, but 6T-AM-.1 performs better by 4.05 percentage points (22.15% vs. 18.10%). This demonstrates that with TierScape, more warm pages can be placed in compressed tiers to achieve better memory TCO savings without hurting performance.

# 7.4 Waterfall vs. Analytical model

In this section, we deep dive and analyze the waterfall and the analytical model's data placement recommendation. Figure 9 shows the model's recommendation in each profiling window for Memcached.

6T-WF-C and 6T-AM-0.9 retain most of the data in DRAM to ensure minimal performance slowdown as per the configured hotness threshold and tunable knob values. Both models recommend placing a small amount of data in compressed tiers. 6T-AM-0.9 consistently recommends retaining more than 80% of data in DRAM for all profiling windows.




Figure 8: Performance slowdown and memory TCO savings w.r.t to DRAM for 2-Tier and TierScape solutions

6T-WF-M and 6T-AM-0.5 recommend placing more pages in compressed tiers. In the waterfall model, more pages are "waterfalled" to tiers with better compression ratio, thus increasing the utilization of all the compressed tiers. In the analytical model, the percentage of pages that are retained in DRAM is 50% as the model converges towards placements with greater memory TCO savings based on the input to the model. The analytical model periodically recommends scattering many pages to the best TCO-saving tier, i.e., Tier 5.

6T-WF-A, with aggressive memory TCO savings, retains only around 10% of data in DRAM. We see a significant jump in the utilization of the last tier. This is because more data is swapped out from DRAM and are "waterfalled" between the tiers, eventually reaching the last tier. Note that the figure shows the model's recommendation of the data placement based on the page hotness in the previous profile window. However, we observe that Memcached faults upon some of these pages, which are immediately moved back to DRAM.

6T-AM-0.1 recommends placing less than 5% of data in DRAM and the rest in compressed tiers. It recommends placing a majority of the data in Tier 2 instead of Tier 5. Tier 2 in our setting is zbud with lz4 backed by Optane. We observe that the last tier, using deflate, maintained an average compressibility ratio of 2 for Memcached. Whereas Tier 2 using lz4 achieved an average compressibility ratio of 1.35. Based on the overall cost of storing data and the underlying TCO, the model decided that placing most of the data on Tier 2 satisfies the TCO constraints. It can be noted that the model still recommends placing a small amount of data in the rest of the tiers.




Figure 9: Data placement recommendations for Memcached by waterfall and analytical models

# 7.5 In-depth Analysis

In the previous section, we looked into the model recommendation, while in this section, we analyze the ground reality, i.e., the number of pages actually placed in multiple tiers by TS-Daemon as per model recommendation and the on-demand page faults incurred by the applications. Figure 10 shows the data placement for Redis for 6T-WF-M, 6T-WF-A, 6T-AM-.5, and 6T-AM-.1. We omit other benchmarks and configurations as they show a similar trend.

For the waterfall model, it can be observed from Figure 10 that after initial warm-up time, pages are first "waterfalled" to Tier 1, and then they are gradually aged to better memory TCO saving tiers. The difference in placement recommen-




Figure 10: Pages placement across tiers by TS-Daemon as per the recommendation by the waterfall and analytical models and the actual page faults observed for Redis benchmark. Please note the difference in y-axis scale across plots.




Figure 11: Memory TCO savings for Redis

dation between 6T-WF-M and 6T-WF-A is clearly visible, where 6T-WF-M (moderate configuration) starts by placing around 3000K pages in Tier 1, while 6T-WF-A (aggressive configuration) starts by placing around 5000K pages in Tier 1. In 6T-WF-A all the tiers are almost equally utilized after a few profile windows (1000 seconds onward). While in 6T-WF-M the fast tiers (Tier 1 and Tier 2) have more pages than the slow tiers. This is as per the "moderate" configuration, which balances performance impact and memory TCO savings.

In the analytical model, 6T-AM-.5 starts with placing pages in Tier 5 (Figure 10). It should be noted that the input to the analytical model is the average hotness of the regions for the last four profiling windows. Hence, as the model gets more information on application access pattern trends over subsequent profile windows, it starts preferring Tier 2 instead of Tier 5. A similar trend of initially placing pages in Tier 5 is also observed for 6T-AM-.1. However, 6T-AM-.1 eventually places a significantly higher number of pages in Tier 2 (7,000K pages compared to 3,000 K pages in 6T-AM-.5), resulting in better memory TCO savings.

Further, it can be observed in the bottom plots of Figure 10

that only a small fraction of the pages (around 10%) placed in compressed tiers are accessed by the application, resulting in a page fault. This clearly indicates the efficiency of waterfall and analytical models to correctly recommend the placement of the pages in the appropriate compressed tiers. In addition, the memory TCO trend in Figure 11 corroborate with the page placements in Figure 10 that also reflects the placement decisions made by models with different configurations.

## 7.6 Impact on the tail latencies

One of the key requirements in a data center is to maintain an SLA guarantee on the tail latencies of an application. A hosted application should not suffer exorbitantly high tail latencies in the pursuit of aggressively reducing memory TCO. In N-tier systems, the total number of faults in the slowest tier and the decompression (or access) latency of the slowest tier can impact the tail latency of the application.

Figure 12 shows the average and 99th percentile latency for Memcached. It can be observed that the latency values, both average and 99th percentile, increases for both 2-Tier and N-tier (6T-WF and 6T-AM) as we aggressively place more pages in compressed tiers. The average latency values for 2T, 6T-WF and 6T-AM are comparable for similar aggressive settings (e.g., 2T-C vs. 6T-WF-C).

It can be observed that 6T-WF and 6T-AM outperform all 2T configurations for 99th percentile latency. For waterfall model as pages are gradually aged into slowest tier, only pages that are actually cold end up in slowest tier and hence performs better than all 2T configurations. Analytical model carefully scatters the pages across tiers based on the hotness values of the pages in the past four profile windows. Hence the




Figure 12: Latency data for Memcached




Figure 13: CPU utilization by TS-Daemon which includes telemetry collection, post-processing the telemetry data, page migration, and (de)compression overheads.

99th percentile latency for 6T-AM-.9 and 6T-AM-.5 is better than 2T and 6T-WF. However, for 6T-AM-.1 with aggressive memory TCO savings settings, 99th percentile latency is higher than 6T-WF-A, but is still better than 2T-A.

#### 7.7 TS-Daemon Tax

In this section, we analyze the tax in terms of CPU utilization incurred by TS-Daemon. The tax includes telemetry data collection and post-processing along with page migration tax (including decompressing a page from one tier and compressing and placing it in another tier). Pages decompressed due to on-demand faults are not accounted for in TS-Daemon as they are accounted for in the benchmark execution time.

It can be observed from Figure 13 that TS-Daemon incurs around 1.2% to 7% CPU utilization for different benchmarks. For most of the benchmarks, CPU utilization for TS-Daemon is slightly higher for waterfall and analytical models, as additional CPU cycles are burned during every profiling window to redistribute the pages across multiple tiers as per the recommendation by the model.

Also, the tax for the analytical model does not include the CPU overheads to evaluate the model as it is offloaded to a client system. We also measure the overhead on the client system, which contributes to less than 0.4 percentage point increase in CPU utilization for analytical models.

## 8 Related Work

Several tiered memory systems have been proposed in recent years [18, 19, 21, 26, 28, 29, 34, 35, 36, 37, 39, 40, 46, 50, 51], along with data placement and migration policies to optimize performance and memory TCO. Most of the prior work are based on two tier system, where the first tier consists of low latency and costly DRAM memory while the second tier consists of high latency but cheaper memory tiers backed by NVMMs [3] or CXL-attached memory [25, 27, 41]. Recently, memory tiering using a compressed memory tier has been explored by a hyper-scale data center provider [36].

Hardware-based memory tiering with NVMMs [18, 26, 34, 50, 51] or CXL-attached memory [19, 21, 28, 39, 40] lack the flexibility in the software to define memory tiers with distinct access latency, as access latency is determined by the underlying storage media. While TierScape proposes a way to define multiple copressed memory tiers in the software.

Prior proposals employ different telemetry techniques to identify hot and cold data [30, 32, 38, 42, 53]. HeMem [46] accumulates access information from PEBS [32] into larger regions to reduce the overheads of tracking pages at 4 KB granularity. TS-Daemon also uses PEBS and operates at larger regions for hot, warm, and cold data tracking.

Page placement policies employed in prior works are fine tuned for page placement in a two tier systems [26, 36, 39, 40, 46, 50] and cannot be directly applied to N-tier systems as they do not exploit the distinct access latency and capacity savings across tiers. TierScape proposes Waterfall and analytical models for efficient page placement across tiers.

Prior works also employ optimizations to decide the time and rate at which the pages are migrated across tiers [36, 46, 51]. For example, Nimble [51] proposes multi-threaded and concurrent migrations of pages across tiers. TS-Daemon also employs multi-threaded and concurrent migrations of pages.

The recent work from Google [36] proposes a software-defined two tiered system with DRAM and a single compressed tier to improve memory TCO savings for cold data. The ACCESSED bit in the page table is periodically scanned to identify and migrate cold pages to a compressed memory tier backed by DRAM. An AI/ML based prefetching technique is also employed to proactively move pages from compressed second tier memory to DRAM. TierScape differs from Google's approach as it defines and manages multiple software-defined compressed memory tiers.

## 9 Conclusion

We conclude with comprehensive experimental evidence that defining multiple compressed memory tiers in the software and exploiting data placement across tiers is an optimistic way forward to tame the high memory TCO in modern data centers.

## References

- [1] Buddy memory allocation wikipedia. https://en.wikipedia.org/wiki/Buddy\_memory\_allocation. (Accessed on 08/10/2023).
- [2] Decadal plan for semiconductors. https: / / www . src . org / about / decadal-plan / decadal-plan-full-report.pdf.
- [3] Intel® optane<sup>TM</sup> dc persistent memory product brief. https://www.intel.in/content/dam/www/public/us/en/documents/product-briefs/optane-dc-persistent-memory-brief.pdf. (Accessed on 08/01/2023).
- [4] jshun/ligra: Ligra: A lightweight graph processing framework for shared memory. https://github.com/jshun/ligra. (Accessed on 08/10/2023).
- [5] Lempel-ziv-oberhumer wikipedia. https://en.wikipedia.org/wiki/Lempel%E2%80%93Ziv%E2%80%93Oberhumer. (Accessed on 08/04/2023).
- [6] lz4/lz4: Extremely fast compression algorithm. https://github.com/lz4/lz4. (Accessed on 08/04/2023).
- [7] Lzo [lwn.net]. https://lwn.net/Articles/ 545878/. (Accessed on 08/04/2023).
- [8] Memcached: Aws graviton2 benchmarking
   infrastructure solutions blog arm community blogs arm community. https: [20
  //community.arm.com/arm-community-blogs/
  b/infrastructure-solutions-blog/posts/
  memcached-benchmarking-aws-graviton2-50-p-p-gains.
  (Accessed on 08/10/2023). [21
- [9] New in memtier benchmark: Pseudo-random data, gaussian access pattern and range manipulation.

  https://redis.com/blog/new-in-memtier\_ iCPP '22, New York, NY, USA, benchmark-pseudo-random-data-gaussian-access-patter Computing Machinery.lation/.
- [10] Perfmon events. https://perfmon-events.intel.com/. (Accessed on 08/01/2023).
- [11] Silesia compression corpus. https://sun.aei.polsl.pl//~sdeor/index.php?page=silesia. (Accessed on 08/06/2023).
- [12] z3fold the linux kernel documentation. https://www.kernel.org/doc/html/v5.8/vm/z3fold.html. (Accessed on 08/04/2023).
- [13] Zram will see greater performance on linux 5.1 it changed its default compressor phoronix. https://www.phoronix.com/news/ZRAM-Linux-5.1-Better-Perform. (Accessed on 08/04/2023).

- [14] zswap the linux kernel documentation. https://www.kernel.org/doc/html/v5.8/vm/zswap.html?highlight=zbud. (Accessed on 08/04/2023).
- [15] zswap the linux kernel documentation. https:// www.kernel.org/doc/html/latest/admin-guide/ mm/zswap.html. (Accessed on 07/22/2023).
- [16] memcached a distributed memory object caching system. https://memcached.org/, 2019. (Accessed on 11/18/2019).
- [17] Redis. https://redis.io/, 2019. (Accessed on 11/18/2019).
- [18] Neha Agarwal and Thomas F. Wenisch. Thermostat: Application-transparent page management for two-tiered main memory. In *Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS '17, page 631–644, New York, NY, USA, 2017. Association for Computing Machinery.
- [19] Minseon Ahn, Andrew Chang, Donghun Lee, Jongmin Gim, Jungmin Kim, Jaemin Jung, Oliver Rebholz, Vincent Pham, Krishna Malladi, and Yang Seok Ki. Enabling cxl memory expansion for in-memory database management systems. In *Data Management on New Hardware*, DaMoN'22, New York, NY, USA, 2022. Association for Computing Machinery.
- [20] Shoaib Akram. Performance evaluation of intel optane memory for managed workloads. *ACM Trans. Archit. Code Optim.*, 18(3), apr 2021.
- [21] Moiz Arif, Kevin Assogba, M. Mustafa Rafique, and Sudharshan Vazhkudai. Exploiting cxl-based memory for distributed deep learning. In *Proceedings of the 51st International Conference on Parallel Processing*, ICPP '22, New York, NY, USA, 2023. Association for atter Conductor Marking Warking Warking Valuation/.
- [22] David Barina. Experimental lossless data compressor. Microprocessors and Microsystems, 98:104803, 2023.
- [23] Tom Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, Jared D Kaplan, Prafulla Dhariwal, Arvind Neelakantan, Pranav Shyam, Girish Sastry, Amanda Askell, Sandhini Agarwal, Ariel Herbert-Voss, Gretchen Krueger, Tom Henighan, Rewon Child, Aditya Ramesh, Daniel Ziegler, Jeffrey Wu, Clemens Winter, Chris Hesse, Mark Chen, Eric Sigler, Mateusz Litwin, Scott Gray, Benjamin Chess, Jack Clark, Christopher Berner, Sam McCandlish, Alec Radford, Ilya Sutskever, and Dario Amodei. Language models are few-shot learners. In H. Larochelle, M. Ranzato, R. Hadsell, M.F. Balcan,

- and H. Lin, editors, Advances in Neural Information Processing Systems, volume 33, pages 1877-1901. Curran Associates, Inc., 2020.
- [24] Jonathan Corbet. The zsmalloc allocator [lwn.net]. https://lwn.net/Articles/477067/, 2012. (Accessed on 08/04/2023).
- [25] CXL. Compute express link. https://www. computeexpresslink.org/, 2023.
- [26] Padmapriya Duraisamy, Wei Xu, Scott Hare, Ravi Rajwar, David Culler, Zhiyi Xu, Jianing Fan, Christopher Kennelly, Bill McCloskey, Danijela Mijailovic, Brian Morris, Chiranjit Mukherjee, Jingliang Ren, Greg Thelen, Paul Turner, Carlos Villavieja, Parthasarathy Ranganathan, and Amin Vahdat. Towards an adaptable systems architecture for memory tiering at warehousescale. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3, ASPLOS 2023, page 727-741, New York, NY, USA, 2023. Association for Computing Machinery.
- [27] Samsung Electronics. Samsung electronics introduces industry's first 512gb cxl memory module. https: //semiconductor.samsung.com/newsroom/news/  $\verb|samsung-electronics-introduces-industrys-first-512q| \textbf{Set estimation}_v \textbf{2023} \textbf{ule/.}$ 2022.
- [28] Donghyun Gouk, Miryeong Kwon, Hanyeoreum Bae, Sangwon Lee, and Myoungsoo Jung. Memory pooling with exl. IEEE Micro, 43(2):48-57, 2023.
- [29] Vishal Gupta, Min Lee, and Karsten Schwan. Heterovisor: Exploiting resource heterogeneity to enhance the elasticity of cloud platforms. In Proceedings of the 11th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, VEE '15, page 79–92, New York, NY, USA, 2015. Association for Computing Machinery.
- [30] Christian Hansen. Linux idle page tracking, 2018.
- [31] Danny Harnik, Ety Khaitzin, Dmitry Sotnikov, and Shai Taharlev. A fast implementation of deflate. In 2014 Data Compression Conference, pages 223–232, 2014.
- [32] Intel. Pebs (processor event-based sampling) manual, 2023.
- [33] Seth Jennings. The zswap compressed swap cache [lwn.net]. https://lwn.net/Articles/537422/, 2013. (Accessed on 08/04/2023).
- [34] Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. Exploring the design space of page management for Multi-Tiered memory systems. In 2021 USENIX Annual

- Technical Conference (USENIX ATC 21), pages 715– 728. USENIX Association, July 2021.
- [35] Sandeep Kumar, Aravinda Prasad, Smruti R. Sarangi, and Sreenivas Subramoney. Radiant: Efficient page table management for tiered memory systems. In Proceedings of the 2021 ACM SIGPLAN International Symposium on Memory Management, ISMM 2021, page 66–79, New York, NY, USA, 2021. Association for Computing Ma-
- [36] Andres Lagar-Cavilla, Junwhan Ahn, Suleiman Souhlal, Neha Agarwal, Radoslaw Burny, Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Yu Zhao, and Parthasarathy Ranganathan. Software-defined far memory in warehouse-scale computers. In International Conference on Architectural Support for Programming Languages and Operating Systems, 2019.
- [37] Taehyung Lee, Sumit Kumar Monga, Changwoo Min, and Young Ik Eom. Memtis: Efficient memory tiering with dynamic page classification and page size determination. In Proceedings of the 29th Symposium on Operating Systems Principles, pages 17-34, 2023.
- [38] Michael Lespinasse. V2: idle page tracking / working
- [39] Huaicheng Li, Daniel S. Berger, Lisa Hsu, Daniel Ernst, Pantea Zardoshti, Stanko Novakovic, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, Mark D. Hill, Marcus Fontoura, and Ricardo Bianchini. Pond: Cxl-based memory pooling systems for cloud platforms. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, ASPLOS 2023, page 574-587, New York, NY, USA, 2023. Association for Computing Machinery.
- [40] Hasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner, Niket Agarwal, Pallab Bhattacharya, Chris Petersen, Mosharaf Chowdhury, Shobhit Kanaujia, and Prakash Chauhan. Tpp: Transparent page placement for cxl-enabled tiered-memory. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3, ASPLOS 2023, page 742-755, New York, NY, USA, 2023. Association for Computing Machinery.
- [41] Inc. Micron Technology. Micron launches memory expansion module portfolio to accelerate cxl 2.0 adoption. https://investors.micron. com / news-releases / news-release-details / micron-launches-memory-expansion-module-portfolio-acc 2022.

- [42] SeongJae Park, Yunjae Lee, and Heon Y. Yeom. Profiling dynamic data access patterns with controlled overhead and quality. In *Proceedings of the 20th International Middleware Conference Industrial Track*, Middleware '19, page 1–7, New York, NY, USA, 2019. Association for Computing Machinery.
- [43] Bo Peng, Yaozu Dong, Jianguo Yao, Fengguang Wu, and Haibing Guan. Flexhm: A practical system for heterogeneous memory with flexible and efficient performance optimizations. ACM Trans. Archit. Code Optim., 20(1), dec 2022.
- [44] Laurent Perron and Vincent Furnon. Or-tools.
- [45] Jack W. Rae, Sebastian Borgeaud, Trevor Cai, Katie Millican, Jordan Hoffmann, Francis Song, John Aslanides, Sarah Henderson, Roman Ring, Susannah Young, Eliza Rutherford, Tom Hennigan, Jacob Menick, Albin Cassirer, Richard Powell, George van den Driessche, Lisa Anne Hendricks, Maribeth Rauh, Po-Sen Huang, Amelia Glaese, Johannes Welbl, Sumanth Dathathri, Saffron Huang, Jonathan Uesato, John F. J. Mellor, Irina Higgins, Antonia Creswell, Nathan McAleese, Amy Wu, Erich Elsen, Siddhant M. Jayakumar, Elena Buchatskaya, David Budden, Esme Sutherland, Karen Simonyan, Michela Paganini, L. Sifre, Lena Martens, Xiang Lorraine Li, Adhiguna Kuncoro, Aida Nematzadeh, Elena Gribovskaya, Domenic Donato, Angeliki Lazaridou, Arthur Mensch, Jean-Baptiste Lespiau, Maria Tsimpoukelli, N. K. Grigorev, Doug Fritz, Thibault Sottiaux, Mantas Pajarskas, Tobias Pohlen, Zhitao Gong, Daniel Toyama, Cyprien de Masson d'Autume, Yujia Li, Tayfun Terzi, Vladimir Mikulik, Igor Babuschkin, Aidan Clark, Diego de Las Casas, Aurelia Guy, Chris Jones, James Bradbury, Matthew G. Johnson, Blake A. Hechtman, Laura Weidinger, Iason Gabriel, William S. Isaac, Edward Lockhart, Simon Osindero, Laura Rimell, Chris Dyer, Oriol Vinyals, Kareem W. Ayoub, Jeff Stanway, L. L. Bennett, Demis Hassabis, Koray Kavukcuoglu, and Geoffrey Irving. Scaling language models: Methods, analysis & insights from training gopher. ArXiv, abs/2112.11446, 2021.
- [46] Amanda Raybuck, Tim Stamler, Wei Zhang, Mattan Erez, and Simon Peter. Hemem: Scalable tiered memory management for big data applications and real nvm. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles*, SOSP '21, page 392–407, New York, NY, USA, 2021. Association for Computing Machinery.
- [47] Julian Shun and Guy E. Blelloch. Ligra: A lightweight graph processing framework for shared memory. In *Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming*,

- PPoPP '13, page 135–146, New York, NY, USA, 2013. Association for Computing Machinery.
- [48] Shaden Smith, Mostofa Patwary, Brandon Norick, Patrick LeGresley, Samyam Rajbhandari, Jared Casper, Zhun Liu, Shrimai Prabhumoye, George Zerveas, Vijay Anand Korthikanti, Elton Zhang, Rewon Child, Reza Yazdani Aminabadi, Julie Bernauer, Xia Song, Mohammad Shoeybi, Yuxiong He, Michael Houston, Saurabh Tiwary, and Bryan Catanzaro. Using deepspeed and megatron to train megatron-turing nlg 530b, a large-scale generative language model. *ArXiv*, abs/2201.11990, 2022.
- [49] John Tramm, Andrew Siegel, Tanzima Islam, and Martin Schulz. Xsbench - the development and verification of a performance abstraction for monte carlo reactor analysis. 09 2014.
- [50] Johannes Weiner, Niket Agarwal, Dan Schatzberg, Leon Yang, Hao Wang, Blaise Sanouillet, Bikash Sharma, Tejun Heo, Mayank Jain, Chunqiang Tang, and Dimitrios Skarlatos. Tmo: Transparent memory offloading in datacenters. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '22, page 609–621, New York, NY, USA, 2022. Association for Computing Machinery.
- [51] Zi Yan, Daniel Lustig, David Nellans, and Abhishek Bhattacharjee. Nimble page management for tiered memory systems. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, AS-PLOS '19, page 331–345, New York, NY, USA, 2019. Association for Computing Machinery.
- [52] Jian Yang, Juno Kim, Morteza Hoseinzadeh, Joseph Izraelevitz, and Steve Swanson. An empirical guide to the behavior and use of scalable persistent memory. In 18th USENIX Conference on File and Storage Technologies (FAST 20), pages 169–182, 2020.
- [53] Yu Zhao. Multigenerational lru framework. https://lwn.net/Articles/880393/, 2022.